Browsing by Author Du, Gang

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Showing results 1 to 20 of 220 next >
Issue Date Title Author(s)
2008 3-D Simulation of Geometrical Variations Impact on Nanoscale FinFETs Yu, Shimeng;Zhao, Yuning;Song, Yuncheng;Du, Gang;Kang, Jinfeng;Han, Ruqi;Liu, Xiaoyan
2015 3D KMC Reliability Simulation of Nano-Scaled HKMG nMOSFETs with Multiple Traps Coupling Li, Yun;Lun, Zhiyuan;Huang, Peng;Wang, Yijiao;Jiang, Hai;Du, Gang;Liu, Xiaoyan
2015 3D KMC reliability simulation of nano-scaled HKMG nMOSFETs with multiple traps coupling Li, Yun;Lun, Zhiyuan;Huang, Peng;Wang, Yijiao;Jiang, Hai;Du, Gang;Liu, Xiaoyan
2011 3D Monte Carlo Simulation of Gate-All-Around Germanium nMOSFET Zhu, Shufang;Wei, Kangliang;Du, Gang;Liu, Xiaoyan
2013 3D MONTE CARLO SIMULATION OF GATE-ALL-AROUND GERMANIUM nMOSFET WITH EFFECTIVE POTENTIAL QUANTUM CORRECTION Zhu, Shufang;Wei, Kangliang;Du, Gang;Liu, Xiaoyan
2012 3D Parallel Full Band Ensemble Monte Carlo Devices Simulation for Nano Scale Devices Application Liu, Xiaoyan;Wei, Kangliang;Du, Gang;Zhang, Wei;Zhang, Pingwen
2009 A 3D Parallel Monte Carlo Simulator For Semiconductor Devices Zhang, Wei;Du, Gang;Li, Qiang;Zhang, Aiqing;Mo, Zeyao;Liu, Xiaoyan;Zhang, Pingwen
2015 Accelerated 3D full band self-consistent ensemble Monte Carlo device simulation utilizing intel MIC co-processors on tianhe II Yin, Longxiang;Fang, Minquaan;Zeng, Lang;Zhang, Lilun;Du, Gang;Liu, Xxiaoyan
2018 Accurate Self-heating Assessment Employing Multi-stage Thermal RC Network Chen, Wangyong;Cai, Linlin;Wang, Kunliang;Zhang, Xing;Liu, Xiaoyan;Du, Gang
2014 An Adaptive Grid Algorithm for Self-Consistent k.p Schrodinger and Poisson Equations in UTB InSb-Based pMOSFETs Chang, Pengying;Liu, Xiaoyan;Zeng, Lang;Wei, Kangliang;Du, Gang
2014 An adaptive grid algorithm for self-consistent kp Schrodinger and Poisson equations in UTB InSb-based pMOSFETs Chang, Pengying;Liu, Xiaoyan;Zeng, Lang;Wei, Kangliang;Du, Gang
2012 Analysis of Electrostatic Crosstalk in 3D Vertical NAND Charge Trapping Memory with Junction less GAA Nanowire FET Wang, Yijiao;Liu, Xiaoyan;Yang, Yunxiang;Qin, Jieyu;Du, Gang;Kang, Jinfeng
2012 Analysis of electrostatic crosstalk in 3D vertical NAND Charge Trapping Memory with junctionless GAA nanowire FET Wang, Yijiao;Liu, Xiaoyan;Yang, Yunxiang;Qin, Jieyu;Du, Gang;Kang, Jinfeng
2014 Analysis of the Voltage-Time Dilemma of Metal Oxide-Based RRAM and Solution Exploration of High Speed and Low Voltage AC Switching Huang, Peng;Wang, Yijiao;Li, Haitong;Gao, Bin;Chen, Bing;Zhang, Feifei;Zeng, Lang;Du, Gang;Kang, Jinfeng;Liu, Xiaoyan
2008 An analytical 2D current model of double - gate Schottky - Barrier MOSFETs Yu, Ning Zhao;Du, Gang;Jin, Feng Kang;Xiao, Yan Liu;Han, Ruqi
2008 An Analytical 2D Current Model of Double-Gate Schottky-Barrier MOSFETs Zhao, Yu Ning;Du, Gang;Kang, Jin Feng;Liu, Xiao Yan;Han, Ruqi
Nov-2020 Analytical Model for Interface Traps-Dependent Back Bias Capability and Variability in Ultrathin Body and Box FDSOI MOSFETs Chen, Wangyong;Cai, Linlin;Liu, Xiaoyan;Du, Gang
2010 An analytical model for negative bias temperature instability Wang, Shengcheng;Du, Gang;Liu, Xiaoyan
2018 Analytical Multistage Thermal Model or FEOL Reliability Considering Self- and Mutual-Heating Chen, Wangyong;Cai, Linlin;Zhao, Kai;Zhang, Xing;Liu, Xiaoyan;Du, Gang
2004 An analytical threshold voltage model of halo-implanted MOSFETs Wu, Tao;Chen, Songtao;Liu, Xiaoyan;Du, Gang;Han, Ruqi
Showing results 1 to 20 of 220 next >