| Title | Design and Process Development of a Stacked SRAM Memory Chip Module with TSV Interconnection |
| Authors | Ma, Shenglin Sun, Xin Zhu, Yunhui Zhu, Zhiyuan Cui, Qinghu Chen, Meng Xiao, Yongqiang Chen, Jing Miao, Min Lu, Wengao Jin, Yufeng |
| Affiliation | Peking Univ, Natl Key Lab Sci & Technol Micro Nano Fabricat, Beijing 100871, Peoples R China. |
| Issue Date | 2012 |
| Citation | 2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC).. |
| Abstract | In this paper, a stacked SRAM chip module is presented and simulation results are demonstrated. A novel 3D integration process is presented and challenging issues are addressed. With this novel process, there's no need to do grinding/polishing of copper overburden after filling of TSV by copper electroplating. Copper microbumps will be formed directly on the active side in the filling of TSV by copper electroplating while the ones on the backside will be formed with backside releasing process. A test run is carried out with this novel process and a 4-layer stacked chip module is successfully fabricated. |
| URI | http://hdl.handle.net/20.500.11897/406024 |
| Indexed | CPCI-S(ISTP) |
| Appears in Collections: | 信息科学技术学院 |
