Title Development of a Through-Stack-Via Integrated SRAM Module
Authors Zhu, Yunhui
Sun, Xin
Ma, Shenglin
Cui, Qinghu
Zhong, Xiao
Bian, Yuan
Chen, Meng
Xiao, Yongqiang
Fang, Runiu
Liu, Zhenhua
Zhu, Zhiyuan
Gong, Xin
Chen, Jing
Miao, Min
Lu, Wengao
Jin, Yufeng
Affiliation Peking Univ, Natl Key Lab Sci & Technol Micro Nano Fabricat, Beijing 100871, Peoples R China.
Issue Date 2012
Citation PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE..
Abstract In this paper, a through-stack-via integration process for SRAM module was developed using wafer level pre-patterned BCB bonding. A SRAM module with a built-in decoder has been designed according to this integration process. TSVs passed through all stacked SRAM chips and common signals, including address bus, data bus, power, write and read control, were connected to the same TSV using RDL. The chip select signals are individually connected to the built-in decoder. RDL was fabricated using lift-off process prior to wafer bonding and via filling. Double-layer spin coating technology was employed to prevent photoresist residues left in TSVs. With pre-patterned BCB adhesive bonding, a bottom-up TSV filling features as the last step, which eliminates the traditional solder bumping, flip chip bonding and underfill filling processes. Preliminary results have shown that this process is promising for integration of memory chips with similar layout.
URI http://hdl.handle.net/20.500.11897/405938
DOI 10.1109/EPTC.2012.6507105
Indexed EI
CPCI-S(ISTP)
Appears in Collections: 信息科学技术学院

Files in This Work
There are no files associated with this item.

Web of Science®


0

Checked on Last Week

Scopus®



Checked on Current Time

百度学术™


0

Checked on Current Time

Google Scholar™





License: See PKU IR operational policies.